Affiliation:
1. Harbin University of Science and Technology
2. Harbin Institute of Technology
Abstract
Based on requirements on high performance and high resolution of modulators, a fourth-order Sigma-Delta modulator for audio application is developed in this paper. The modulator is designed under the commercial 0.5μm CMOS process and the circuits are given simulations by Spectre. The sampling frequency of sigma-delta modulator is 11.264 MHz, and OSR is 256 within the 22 kHz signal bandwidth. Measure performance shows that Sigma-Delta modulator enables its maximum SNR to achieve 103.5dB, and the accuracy of Sigma-Delta modulator is up to 16 bit.
Publisher
Trans Tech Publications, Ltd.
Reference7 articles.
1. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion: Theory, Practice and Fundamental Performance Limits. New York, NY: Kluwer, (2002).
2. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE Press, (1997).
3. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, and V. Melini, A 14 b 20 mW 640 MHz CMOS CT Sigma-delta ADC with 20 MHz signal bandwidth and 12 b ENOB, in 2006 IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2006, p.131.
4. R. E. Radke, A. Eshraghi, and T. S. Fiez, A 14-bit current-mode Sigma-delta DAC based upon rotated data weighted averaging, IEEE J. Solid-State Circuits, vol. 35, no. 8, p.1074–1084, Aug. (2000).
5. S. J. Huang and Y. Y. Lin, A 1. 2 V 2 MHz BW 0. 084 mm2 CT Sigma-delta ADC with 97. 7 dBc THD and 80 dB DR using low-latency DEM, in 2009 IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2009, p.172–173.