1. L.-A. Ragnarsson, H. Dekkers, T. Schram, S.A. Chew, B. Parvais, M. Dehan, K. Devriendt, Z. Tao, F. Sebaai, et al., VLSI Tech. Digest (2015) 148–149.
2. V. Vega-Gonzalez, C.J. Wilson, D. Briggs, et al., IEDM Tech. Digest (2019) 454-457.
3. S. S.-W. Wang, Semiconductor Eng. (2019), https://semiengineering.com/3d-nand-challenges-beyond-96-layer-memory-arrays/.
4. M.T. Spuller and D.W. Hess, J. Electrochem. Soc. 150 (2003) G476-G480.
5. J. Haneveld, N.R. Tas, N. Brunets, H.V. Jansen, and M. Elwenspoek, J. Appl. Phys. 104 (2008) 014309.