Abstract
In many power electronic inverters, the gate drive failure may put the switch normally-on in short-circuit (SC) risk. The high power density generated thus leads rapidly to the transistor failure. This paper presents our study via electro-thermal simulation of a 1200 V JFET under short circuit. It provides deep insight of physical phenomena present in the JFET during the short-circuit and will allow further improvements and understanding of it.
Publisher
Trans Tech Publications, Ltd.
Subject
Mechanical Engineering,Mechanics of Materials,Condensed Matter Physics,General Materials Science
Reference8 articles.
1. Mousa R., Planson D. et al, High temperature characterization of SiC JFET and modeling, European Conference on Power Electronics and Applications, (2007).
2. Handt K., Griepentrog G., Maier R., Intelligent, Compact and Robust Semiconductor Circuit Breaker Based on Silicon Carbide Devices, Power Electronics Specialist Conference, (2008).
3. Buttay, C. et al, State of the art of high temperature power electronics, Materials Science and Engineering B, pp.283-288, (2010).
4. Bouarroudj-Berkani, M. and et al, Failure modes and robustness of SiC JFET transistors under current limiting operations, Power Electronics and Applications (EPE 2011), pp.1-10, Aug (2011).
5. Weiss B., Braun M., Friedrichs P., Turn-off and short circuit behaviour of 4H-SiC JFETs, IAS Annual Meeting, vol. 1, pp.365-369, (2001).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献