1. [1] R. Micheloni: 3D Flash Memories (Springer Netherlands, 2016).
2. [2] H. Maejima, et al.: “A 512Gb 3b/cell 3D flash memory on a 96-word-line-layer technology,” Dig. Tech. Papers IEEE Int. Solid State Circuits Conf. (2018) 336 (DOI: 10.1109/ISSCC.2018.8310321).
3. [3] W. Liu, et al.: “Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash,” Proc. of DATE (2019) 312 (DOI: 10.23919/DATE.2019.8714941).
4. [4] Y. Takai, et al.: “Analysis on heterogeneous SSD configuration with quadruple-level cell (QLC) NAND flash memory,” IEEE Int. Mem. Workshop (2019) 4 (DOI: 10.1109/IMW.2019.8739689).
5. [5] K. Zhao, et al.: “LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives,” Proc. FAST: USENIX Conf. File Storage Technol. (2013).