1. [1] S. Cao, et al.: “Temperature-aware task scheduling heuristics on network-on-chips,” Proc. 2016 IEEE International Symposium on Circuits and Systems (ISCAS) (2016) 2603 (DOI: 10.1109/ISCAS.2016.7539126).
2. [2] M. Janicki, et al.: “Hot spots and core-to-core thermal coupling in future multi-core architectures,” Proc. 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM) (2010) 205 (DOI: 10.1109/STHERM.2010.5444291).
3. [3] G. Fenget al.: “Msp based thermal-aware mapping approach for 3d network-on-chip under performance constraints,” IEICE Electron. Express 13 (2016) 20160082 (DOI: 10.1587/elex.13.20160082).
4. [4] L. Zhong, et al.: “An optimized mapping algorithm based on simulated annealing for regular noc architecture,” Proc. 2011 9th IEEE International Conference on ASIC (2011) 389 (DOI: 10.1109/ASICON.2011.6157203).
5. [5] K. Bhardwaj and P. S. Mane: “C3map and arpso based mapping algorithms for energy-efficient regular 3-d noc architectures,” Proc. 2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (2014) 1 (DOI: 10.1109/VLSI-DAT.2014.6834909).