1. [1] D. Shinet al.: “Energy-optimal dynamic thermal management: Computation and cooling power co-optimization,” IEEE Trans. Ind. Informat. 6 (2010) 340 (DOI: 10.1109/TII.2010.2052059).
2. [2] A. P. Shah, et al.: “Effect of process, voltage and temperature (PVT) variations In LECTOR-B (leakage reduction technique) at 70 nm technology node,” Int. Conf. on Computer, Communication and Control (IC4-2015) (2015) (DOI: 10.1109/IC4.2015.7375543).
3. [3] S. Augsburger and B. Nikolic: “Combining dual-supply, dual-threshold and transistor sizing for power reduction,” IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors (2002) 316 (DOI: 10.1109/ICCD.2002.1106788).
4. [4] H. Honget al.: “Thermal-aware dynamic voltage frequency scaling for many-core processors under process variations,” IEICE Electron. Express 10 (2013) 20130463 (DOI: 10.1587/elex.10.20130463).
5. [5] H. Okuhara, et al.: “An optimal power supply and body bias voltage for ultra-low power micro-controller with silicon on thin box MOSFET,” IEEE/ACM Int. Symp. on Low Power Electronics and Design (ISLPED) (2015) 207 (DOI: 10.1109/ISLPED.2015.7273515).