1. [1] A. Chandra and R. Kapur, “Bonded adjacent fill low capture power scan testing,” Proc. 26th IEEE VLSI Test Symposium (VTS), pp.131-138, 2008.
2. [2] S. Wang, “A BIST for low power dissipation and high fault coverage,” IEEE Trans. Very Large Scale Integr (VLSI), vol.15, no.7, pp.777-789, July 2007.
3. [3] N.Z. Bastukmen, S.M. Reddy, and I. Pomeranz, “A low power pseudo-random BIST technique,” Proc. 8th IEEE International On-Line Testing Workshop, pp.140-144, 2002.
4. [4] Y. Kim, K. Kim, I. Kim, H.U. Son, and S. Kang, “A new scan power reduction scheme using transition freezing for pseudo-random logic BIST,” IEICE Trans. Inf. & Syst., vol.E91-D, no.4, pp.1185-1188, April 2008.
5. [5] H.-J. Wunderlich and G. Kiefer, “Bit flipping method,” Proc. IEEE International Conference on Computer-Aided-Design (ICCAD), pp.346-353, 1996.