1. Classification and identification of nonrobust untestable path delay faults
2. [2] S. Kajihara, K. Kinoshita, I. Pomeranz, and S.M. Reddy, “A method for identifying robust dependent and functionally unsensitizable paths, ” International Conference on VLSI Design, pp.82-87, Jan. 1997.
3. [3] Y. Shao, S.M. Reddy, S. Kajihara, and I. Pomeranz, “An efficient method to identify untestable path delay faults, ” Proc. 10th Asian Test Symposium, pp.233-238, 2001.
4. [4] A. Krstic, S.T. Chakradhar, and K.T.T. Cheng, “Testable path delay fault cover for sequential circuits, ” Design Automation Conference, with EURO-VHDL'96 and Exhibition, Proc. EURO-DAC'96, European, pp.220-226, Sept. 1996.
5. [5] R. Tekumalla and P. Menon, “Identifying redundant path delay faults in sequential circuits, ” Proc. Ninth International Conference on VLSI Design, pp.406-411, Jan. 1996.