1. [1] “From a few cores to many: A tera-scale computing research overview,” white paper, Intel, 2006; ftp://download.intel.com/research/platform/terascale/terascale_overview_paper.pdf
2. [2] K. Asanovic, et al., “The landscape of parallel computing research: A view from Berkeley,” Technical Report, UCB/EECS-2006-183, Dept. Electrical Eng. and Computer Science, Univ. of Calif., Berkeley, 2006.
3. [3] D. Khalil and Y. Ismail, “A global interconnect link design for many-core microprocessors,” Proc. 1st International Forum on Next-generation Multicore/Manycore Technologies, no.14, 2008.
4. [4] A. Mochizuki, T. Hanyu, and M. Kameyama, “Design of a low-power multiple-valued integrated circuit based on dynamic source-coupled logic,” J. Multiple-Valued Logic and Soft Computing, vol.11, no.5-6, pp.481-498, 2005.
5. [5] A. Mochizuki, H. Shirahama, and T. Hanyu, “Design of a low-power quaternary flip-flop based on dynamic differential logic,” IEICE Trans. Electron., vol.E89-C, no.11, pp.1591-1597, Nov. 2006.