1. [1] J. Lee, K. Choi, and N. Dutt, “An algorithm for mapping loops onto coarse-grained reconfigurable architectures,” ACM Sigplan Notices, pp.183-188, 2003.
2. [2] O. Dragomir and K. Bertels, “Extending loop unrolling and shifting for reconfigurable architectures,” Architectures and Compilers for Embedded Systems (ACES), pp.61-64, Edegem, Belgium, 2010.
3. [3] S. Yin, C. Yin, L. Liu, M. Zhu, and S. Wei, “Configuration context reduction for coarse-grained reconfigurable architecture,” IEICE Trans. Inf. & Syst., vol.E95-D, no.2, pp.335-344, Feb. 2012.
4. [4] Y. Lam, J. Coutinho, C. Ho, P. Leong, and W. Luk, “Multiloop parallelisation using unrolling and fission,” Int. J. Reconfigurable Computing, vol.2010, p.1, 2010.
5. [5] D. Liu, S. Yin, C. Yin, L. Liu, and S. Wei, “Mapping optimization of affine loop nests for reconfigurable computing architecture,” IEICE Trans. Inf. & Syst., vol.E95-D, no.12, pp.2898-2907, Dec. 2012.