1. [1] K. Compton and S. Hauck, “Reconfigurable computing: A survey of systems and software,” ACM Comput. Surv., vol.34, no.2, pp.171-210, June 2002.
2. [2] R. Hartenstein, “A decade of reconfigurable computing: A visionary retrospective,” Proc. DATE, pp.642-649, 2001.
3. [3] J.R. Hauser, “Augmenting a microprocessor with reconfigurable hardware,” M.S. thesis, Compt. Sci. Dept., Univ. California, Berkeley, 2000.
4. [4] S. Khawam, I. Nousias, M. Milward, Y. Ying, M. Muir, and T. Arslan, “The reconfigurable instruction cell array,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.16, no.1, pp.75-85, Jan. 2008.
5. [5] J. Pan, T. Mitra, and W. Wong, “Configuration bitstream compression for dynamically reconfigurable FPGAs,” Proc. ICCAD, pp.766-773, 2004.