Affiliation:
1. Graduate School of Advanced Integration Science, Chiba University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference28 articles.
1. [1] A. Krstic and K.T. Cheng, Delay fault testing for VLSI circuits, Kluwer Academic Publishers, 1998.
2. [2] A.D. Singh and G. Xu, “Output hazard-free transition tests for silicon calibrated scan based delay testing,” Proc. IEEE VLSI Test Symp., pp.349-357, 2006.
3. [3] S.K. Sunter, “BIST vs. ATE: Need a different vehicle?,” Proc. IEEE Int'l Test Conf., p.1148, 1998.
4. [4] X. Qian and A.D. Singh, “Distinguishing resistive small delay defects from random parameter variations,” Proc. IEEE Asian Test Symp., pp.325-330, 2010.
5. [5] Semiconductor Research Corporation, Research Challenges in Test and Testability, 2006.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献