1. [1] L. Ye, Z. Wang, Y. Liu, P. Chen, H. Li, H. Zhang, M. Wu, W. He, L. Shen, Y. Zhang, Z. Tan, Y. Wang, and R. Huang, “The challenges and emerging technologies for low-power artificial intelligence IoT systems,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol.68, no.12, pp.4821-4834, Aug. 2021. 10.1109/tcsi.2021.3095622
2. [3] X. Lin, “Low power testing-what can commercial design-for-test tools provide?,” J. Low Power Electron. Applicat., vol.1, no.3, pp.357-372, Dec. 2011. 10.3390/jlpea1030357
3. [4] L.-T. Wang, C.-W. Wu, and X. Wen, VLSI Test Principles and Architectures: Design for Testability, Morgan Kaufmann, San Francisco, CA, USA, 2006.
4. [5] X. Wen, Y. Yamashita, S. Kajihara, L.-T. Wang, K.K. Saluja, and K. Kinoshita, “On low-capture-power test generation for scan testing,” Proc. IEEE VLSI Test Symp., pp.265-270, May 2005. 10.1109/vts.2005.60
5. [6] P.K.D. Jagannadha, M. Yilmaz, M. Sonawane, S. Chadalavada, S. Sarangi, B. Bhaskaran, and A. Abdollahian, “Advanced test methodology for complex SoCs,” Proc. IEEE Int. Test Conf., Paper 13.2, Nov. 2016. 10.1109/test.2016.7805857