1. [1] D. Novo, W. Moffat, V. Derudder, and B. Bougard, “Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor,” 2005 IEEE Workshop on Signal Processing Systems-Design and Implementation (SiPS), pp.473-478, 2005.
2. [2] K. Choi, “Coarse-grained reconfigurable array: Architecture and application mapping,” IPSJ Trans. System LSI Design Methodology, vol.4, pp.31-46, 2011.
3. [3] W. Wenjie, L. Leibo, Y. Shouyi, Z. Min, W. Yansheng, and W. Shaojun, “H.264 parallel decoder at hd resolution on a coarse-grained reconfigurable multi-media system,” 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp.2034-2036, 2010.
4. [4] M. Hartmann, V. Pantazis, T. Vander Aa, M. Berekovic, and C. Hochberger, “Still image processing on coarse-grained reconfigurable array architectures,” J. Signal Processing Systems for Signal Image and Video Technology, vol.60, no.2, pp.225-237, 2010.
5. [5] C. Liang and X.M. Huang, “Mapping parallel fft algorithm onto smartcell coarse-grained reconfigurable architecture,” 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp.231-234, 2009.