Affiliation:
1. Graduate School of Science and Engineering, Chiba University
2. Graduate School of Engineering, Chiba University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference19 articles.
1. [1] S. Mitra, N. Seifert, M. Zhang, Q. Sbi, and K.S. Kim, “Robust system design with built-in soft-error resilience,” Comput., vol.38, no.2, pp.43-52, Feb. 2005. 10.1109/mc.2005.70
2. [2] T. Karnik, P. Hazucha, and J. Patel, “Characterization of soft errors caused by single event upsets in CMOS processes,” IEEE Trans. Dependable & Secure Comput., vol.1, no.2, pp.128-143, Apr.-Jun. 2004. 10.1109/tdsc.2004.14
3. [3] P. Shivakumar, M. Kistler, S.W. Keckler, D. Burger, and L. Alvisi, “Modeling the effect of technology trends on the soft error rate of combinational logic,” IEEE Int'l Conf. Dependable Syst. & Networks, pp.389-398, 2002. 10.1109/dsn.2002.1028924
4. [4] N. Bidokhti, “SEU concept to reality (allocation, prediction, mitigation),” Annu. Reliab. and Maintainability Symp., pp.1-5, 2010. doi: 10.1109/RAMS.2010.5448078. 10.1109/RAMS.2010.5448078
5. [5] T. Calin, M. Nicolaidis, and R. Velazco, “Upset hardened memory design for submicron CMOS technology,” IEEE Trans. Nuclear Sci., vol.43, no.6, pp.2874-2878, Dec. 1996. 10.1109/23.556880
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献