A Multi-Tenant Resource Management System for Multi-FPGA Systems-Reference-Cited by-同舟云学术

A Multi-Tenant Resource Management System for Multi-FPGA Systems

Published:2021-12-01 Issue:12 Volume:E104.D Page:2078-2088
ISSN:0916-8532
Container-title:IEICE Transactions on Information and Systems
language:en
Short-container-title:IEICE Trans. Inf. & Syst.

Author:

YAMAKURA Miho¹,TAKANO Ryousei²,BEN AHMED Akram²,SUGAYA Midori³,AMANO Hideharu¹

Affiliation:

1. Keio University

2. Real World Big-Data Computation Open Innovation Laboratory, National Institute of Advanced Industrial Science and Technology

3. College of Engineering, Shibaura Institute of Technology

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software

Link

https://www.jstage.jst.go.jp/article/transinf/E104.D/12/E104.D_2021PAP0005/_pdf

Reference22 articles.

1. [1] S. Byma, J.G. Steffan, H. Bannazadeh, A. Leon-Garcia, and P. Chow, “FPGAs in the cloud: Booting virtualized hardware accelerators with OpenStack,” 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, pp.109-116, May 2014. 10.1109/fccm.2014.42

2. [2] Amazon Web Services, Inc., “Amazon EC2 F1 Instance,” https://aws.amazon.com/jp/ec2/instance-types/f1/

3. [3] A. Khawaja, J. Landgraf, R. Prakash, M. Wei, E. Schkufza, and C.J. Rossbach, “Sharing, protection, and compatibility for reconfigurable fabric with AmorphOS,” 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), Carlsbad, CA, pp.107-127, USENIX Association, Oct. 2018.

4. [4] Z. István, G. Alonso, and A. Singla, “Providing multi-tenant services with FPGAs: Case study on a key-value store,” 2018 28th International Conference on Field Programmable Logic and Applications (FPL), pp.119-124, 08 2018. 10.1109/fpl.2018.00029

5. [5] K. Azegami, K. Musha, K. Hironaka, A.B. Ahmed, M. Koibuch, Y. Hu, and H. Amano, “A STDM (static time division multiplexing) switch on a multi-FPGA system,” 2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), pp.328-333, 2019. 10.1109/mcsoc.2019.00053

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Power Optimized Design Framework for FPGA Clusters;IPSJ Transactions on System and LSI Design Methodology;2024

2. Board Allocation Algorithm for the Resource Management System of FiC;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18

3. Power Analysis and Power Modeling of Directly-Connected FPGA Clusters;IEICE Transactions on Information and Systems;2023-12-01

4. A Multi-FPGA Implementation of FM-Index Based Genomic Pattern Search;IEICE Transactions on Information and Systems;2023-11-01

5. Parallel Implementation of CNN on Multi-FPGA Cluster;IEICE Transactions on Information and Systems;2023-07-01