Affiliation:
1. Graduate School of Information Science and Technology, The University of Tokyo
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference33 articles.
1. [1] Y. Degawa, T. Koizumi, T. Nakamura, R. Shioya, J. Kadomoto, H. Irie, and S. Sakai, “Accurate and fast performance modeling of processors with decoupled front-end,” 2021 IEEE 39th Int. Conf. Comput. Des., Virtual Conference, pp.88-92, Oct. 2021. 10.1109/iccd53106.2021.00025
2. [2] S. Kanev, J.P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G.Y. Wei, and D. Brooks, “Profiling a warehouse-scale computer,” Proc. 42nd Annu. Int. Symp. Comput. Architecture, Portland, OR, USA, vol.43, no.3S, pp.158-169, June 2015. 10.1145/2749469.2750392
3. [3] A. Kolli, A. Saidi, and T.F. Wenisch, “RDIP: Return-address-stack directed instruction prefetching,” Proc. 46th Annu. IEEE/ACM Int. Symp. Microarchitecture, Davis, CA, USA, pp.260-271, Dec. 2013. 10.1145/2540708.2540731
4. [4] S. Mirbagher Ajorpaz, E. Garza, S. Jindal, and D.A. Jiménez,“Exploring predictive replacement policies for instruction cache and branch target buffer,” 2018 ACM/IEEE 45th Annu. Int. Symp. Comput. Architecture, Los Angeles, CA, USA, pp.519-532, June 2018. 10.1109/isca.2018.00050
5. [5] T. Nakamura, T. Koizumi, Y. Degawa, H. Irie, S. Sakai, and R.Shioya, “D-JOLT: Distant jolt prefetcher,” The 1st Instruction Prefetching Championship, Virtual Workshop, May 2020.