Affiliation:
1. Graduate School of Advanced Integration Science, Chiba University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference19 articles.
1. [1] M. Tehranipoor and N. Ahmed, Nanometer Technology Designs: High-quality Delay Tests, Springer, 2007.
2. [2] K. Noguchi, K. Nose, T. Ono, and M. Mizuno, “A small-delay defect detection technique for dependable LSIs,” Proc. IEEE Symp. VLSI Circuits, pp.64-65, June 2008.
3. [3] T. Tanabe, K. Katoh, K. Namba, and H. Ito, “A delay measurement for VLSI circuit by subtraction,” IEICE Trans. Inf. & Syst. (Japanese Edition), vol.J93-D, no.4, pp.460-468, April 2010.
4. [4] K. Katoh, K. Namba, and H. Ito, “A low area on-chip delay measurement system using embedded delay measurement circuit,” Proc. IEEE Asian Test Symp., pp.343-348, Dec. 2010.
5. [5] R. Datta, A. Sebastine, A. Raghunathan, and J.A. Abraham, “On-chip delay measurement for silicon debug,” Proc. ACM Great Lakes Symp. VLSI, pp.145-148, May 2004.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献