Affiliation:
1. Tokushima University
2. Universiti Teknikal Malaysia Melaka
3. National Taiwan University of Science and Technology
4. Florida Atlantic University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference19 articles.
1. [1] V.F. Pavlidis and E.G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufman, 2009. 10.1016/b978-0-12-374343-5.00009-5
2. [2] H-H S. Lee and K. Chakrabarty, “Test Challenges for 3D Integrated Circuits,” IEEE Design and Test of Computer, vol.26, no.5, pp.26-35, 2009. 10.1109/mdt.2009.125
3. [3] E.J. Marinissen and Y. Zorian, “Testing 3D Chips Containing Through-Silicon Vias,” Proc. IEEE International Test Conf, pp.1-11, Austin, Texas, Nov. 2009. 10.1109/test.2009.5355573
4. [4] M. Hashizume, S. Kondo, and H. Yotsuyanagi, Possibility of Logical Error Caused by Open Defects in TSVs, Proc. 2010 International Technical Conference on Circuits, Computers and Communications, pp.907-910, Pattaya, Thailand, July 2010.
5. [5] N.S. Vasarla, S. Neo, H. Li, A.D. Trigg, and C.C. Kuo, “Non-destructive Testing of a High Dense Small Dimension Through Silicon Via (TSV) Array Structures by Using 3D X-ray Computed Tomography Method (CT scan),” Proc. 12th Electronics Packaging Technology Conf, pp.462-466, Dec. 2010. 10.1109/eptc.2010.5702683
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. The Current Status and Perspective in Testing 3D Stacked ICs;Journal of The Japan Institute of Electronics Packaging;2020-01-01