Affiliation:
1. School of Computer, National University of Defense Technology
2. Department of Electronic Systems, Royal Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference10 articles.
1. 3-D Topologies for Networks-on-Chip
2. [2] M. Hayenga, N. Jerger, and M. Lipasti, “Scarab: A single cycle adaptive routing and bufferless network,” Proc. 42nd Annual IEEE/ACM Int. Symposium on Microarchitecture, pp.244-254, 2009.
3. [3] T. Moscibroda and O. Mutlu, “A case for bufferless routing in on-chip networks,” Proc. 36th Annual Int. Symposium on Computer Architecture, pp.196-207, 2009.
4. [4] C. Fallin, C. Craik, and O. Mutlu, “Chipper: A low-complexity bufferless deflection router,” Proc. Int. Symposium on High Performance Computer Architecture, pp.144-155, 2011.
5. [5] M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, “The nostrum backbone-a communication protocol stack for networks on chip,” Proc. IEEE Computer Society, Int. Conference on VLSI Design, pp.693-696, 2004.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献