Affiliation:
1. Islamic Azad University, Science and Research Branch
2. Iran Telecommunication Research Center
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. Networks on chips: a new SoC paradigm
2. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives
3. [3] S. Murali and G. De Micheli, “Bandwidth-constrained mapping of cores onto NoC architectures, ” Proc. Design, Automation and Test in Europe (DATE), pp. 896-901, Feb. 2004.
4. [4] J. Hu and R. Marculescu, “Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints, ” Proc. ASP-DAC 2003, pp. 233-239, Jan. 2003.
5. [5] V. Soteriou, N. Eisley, H. Wang, B. Li, and L. S. Peh, “Polaris: A System-Level Roadmapping Toolchain On-Chip Interconnection Networks, ” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 8, pp. 855-868, Aug. 2007.
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献