1. Choubey A, Kumar, Raushan R (2006) "High-speed data acquisition system design. "2006 1st International Symposium on Systems and Control in Aerospace and Astronautics. IEEE,
2. Design of time-interleaved data acquisition system based on Network on Chip;Zhao J;Concurrency and computation: practice and experience,2021
3. Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs;Amin W;IEEE Access PP,2020
4. Reza Md, Farhadur et al (2018) "Neuro-NoC: Energy optimization in heterogeneous many-core NoC using neural networks in dark silicon era." 2018 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE,
5. Ostler C, Karam S (2007) Chatha. "An ILP formulation for system-level application mapping on network processor architectures." 2007 Design. Automation & Test in Europe Conference & Exhibition. IEEE,