1. [1] A. Bramnik, A. Sherban, and N. Seifert, “Timing vulnerability factors of sequential elements in modern microprocessors,” Proc. 19th IEEE Int. Online Testing Symp., Crete, The Greece, pp.55–60, July 2013.
2. [2] S. Lee, S. H. Jeon, S. Baeg, and D. Lee, “Memory reliability analysis for multiple block effect of soft errors,” IEEE Trans. Nucl. Sci., vol.60, no.2, pp.1384–1389, Apr. 2013.
3. [3] S. M. Abbas, S. Baeg, and S. Park, “Multiple cell upsets tolerant content-addressable memory,” Proc. 49th IEEE Int. Rel. Physics Symp., Monterey, CA, US, pp.863–867, Apr. 2011.
4. [4] K. Zhang, J. Furuta, R. Yamamoto, K. Kobayashi, and H. Onodera, “A radiation-hard redundant flip-flop to suppress multiple cell upset by utilizing the parasitic bipolar effect,” IEICE Trans. Electron., vol.E96-C, no.4, pp.511–517, Apr. 2013.
5. [5] A. Wood, R. Jardine, and W. Bartlett, “Data integrity in HP nonstop servers,” Proc. 2nd IEEE Workshop on Silicon Errors in Logic System Effects, Urbana-Champain, IL, US, pp.11–12, Apr. 2006.