Affiliation:
1. Central Research Laboratory, Hitachi, Ltd.
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference23 articles.
1. [1] S. Borkar, “3D integration for energy efficient system design,” Symp. VLSI Tech. Dig., pp.58-59, June 2009.
2. [2] K. Ono, A. Kotabe, Y. Yanagawa, and T. Sekiguchi, “1-Tbyte/s 1-Gbit DRAM architecture with micro-pipelined 16-DRAM cores, 8-ns cycle array and 16-Gbit/s 3D interconnect for high throughput computing,” Symp. VLSI Circuits Dig., pp.187-188, June 2010.
3. [3] S.S. Iyer, T. Kirihata, M.R. Wordeman, J. Barth, R.H. Hannon, and R. Malik, “Process-design considerations for three dimensional memory integration,” Symp. VLSI Circuits Dig., pp.60-63, June 2009.
4. [4] K. Itoh, “Adaptive circuits for the 0.5-V nanoscale CMOS era,” ISSCC Dig., pp.14-20, Feb. 2009.
5. [5] K. Itoh, M. Yamaoka, and T. Oshima, “Adaptive circuits for the 0.5-V nanoscale CMOS era,” IEICE Trans. Electron., vol.E93-C, no.3, pp.216-233, March 2010.