Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference7 articles.
1. [2] T. Tatsumi, “Geometry optimization of sub-100nm node RF CMOS utilizing three dimensional TCAD simulation,” Proc. 36th European Solid-State Device Research Conference, pp.319-322, 2006.
2. [4] A. Nakamura, N. Yoshikawa, T. Miyazako, T. Oishi, H. Ammo, and K. Takeshita, “Layout optimization of RF CMOS in the 90nm generation by a physics-based model including the multi-finger wiring effect,” Proc. RFICE Symposium, pp.419-422, 2006.
3. [5] S.T. Nicolson and S.P. Voinigescu, “Methodology for simultaneous noise and impedance matching in W-band LNAs,” Proc. IEEE Compound Semiconductor Integrated Circuit Symposium, pp.279-282, Nov. 2006.
4. [6] H.-S. Jhon, J.-H. Lee, J. Lee, B. Oh, I. Song, Y. Yun, B.-G. Park, J.-D. Lee, and H. Shin, “fmax improvement by controlling extrinsic parasitic in circuit-level MOS transistor,” IEEE Electron Device Lett., vol.30, pp.1323-1325, Dec. 2009.
5. [7] C.-Y. Chan, S.-C. Chen, M.-H. Tsai, and S.S.H. Hsu, “Wiring effect optimization in 65-nm low-power NMOS,” IEEE Electron Device Lett., vol.29, pp.1245-1248, Nov. 2008.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Effect of Device Layout on the Stability of RF MOSFETs;IEEE Transactions on Microwave Theory and Techniques;2013-05