1. [1] C. Bencher, “SADP: The best option for <32nm NAND flash,” Nanochip Technology Journal, no.2, pp.8-13, 2007.
2. [2] A.C. Diebold, “Taking measurement technology to the quantum level,” Semiconductor International, 2009.
3. [3] V. Wiaux, G. Stroms, S. Cheng, and M. Maenhoudt, “The potential of double patterning immersion lithography for the 32nm half pitch node,” EuroAsia Semiconductor, pp.19-22, 2007.
4. [4] Y.-M. You, H.-S. Park, and T.-H. Yoon, “The deposition method for SiO2,” Korea patent, 10-2008-0077270, 2008.
5. Ab initiomolecular dynamics for liquid metals