Affiliation:
1. NTT Microsystem Integration Laboratories, NTT Corporation
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference25 articles.
1. [1] K. Sawada, T. Sakurai, K. Nogami, T. Shirotori, T. Takayanagi, T. Iizuka, T. Maeda, J. Matsunaga, H. Fuji, K. Maeguchi, K. Kobayashi, T. Ando, Y. Hayakashi, A. Miyoshi, and K. Sato, “A 32-kilo byte integrated cache memory,” IEEE J. Solid-State Circuits, vol.24, no.4, pp.881-887, Aug. 1989.
2. [2] K. Uchiyama, H. Aoki, O. Nishii, S. Hatano, O. Nagashima, K. Ooishi, and J. Kitano, “Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features,” in IEEE Sym. VLSI Circuits Dig. Tech. Papers, pp.115-116, June 1990.
3. [3] H. Mizuno, N. Matsuzaki, K. Osada, T. Shinbo, N. Ohki, H. Ishida, K. Ishibashi, and T. Kure, “A 1-V, 100-MHz, 10-mW cache using a separated bitline memory hierarchy architecture and domino tag comparators,” IEEE J. Solid-State Circuits, vol.31, no.11, pp.1618-1624, Nov. 1996.
4. [4] D. Weiss, J.J. Wuu, and V. Chin, “The on-chip 3-MB subarray based 3rd level cache on an Itanium microprocessor,” in IEEE International Solid-State Circuits (ISSCC) Dig. Tech. Papers, pp.112-113, Feb. 2002.
5. [5] J. Chang, S.L. Chen, W. Chen, S. Chiu, R. Faber, R. Ganesan, M. Grgek, V. Lukka, W.W. Mar, J. Vash, S. Rusu, and K. Zhang, “A 45-nm 24-MB on-die L3 cache for the 8-core multi-thread Xeon processor,” IEEE Sym. VLSI Circuits Dig. Tech. Papers, pp.152-153, June 2009.