A design method of CPR for wide voltage design-Reference-Cited by-同舟云学术

A design method of CPR for wide voltage design

Published:2019 Issue:15 Volume:16 Page:20190366-20190366
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Yu Yi¹²,Zhu Zhi-jiu¹²,You Heng¹²,Yuan Jia¹,Qiao Shu-shan¹²,Hei Yong¹

Affiliation:

1. Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences

2. University of Chinese Academy of Sciences

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/16/15/16_16.20190366/_pdf

Reference30 articles.

1. [1] K. A. Bowman: “Adaptive and resilient circuits: A tutorial on improving processor performance, energy efficiency, and yield via dynamic variation,” IEEE Solid State Circuits Mag. 10 (2018) 16 (DOI: 10.1109/MSSC.2018.2844601).

2. [2] T. Zhu, et al.: “SGERC: A self-gated timing error resilient cluster of sequential cells for wide-voltage processor,” IEICE Electron. Express 14 (2017) 20170218 (DOI: 10.1587/elex.14.20170218).

3. [3] S. Borkar and A. A. Chien: “The future of microprocessors,” Commun. ACM 54 (2011) 67 (DOI: 10.1145/1941487.1941507).

4. [4] S. Kim and M. Seok: “Variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,” IEEE J. Solid-State Circuits 50 (2015) 1478 (DOI: 10.1109/JSSC.2015.2418713).

5. [5] D. Ernst, et al.: “Razor: A low-power pipeline based on circuit-level timing speculation,” Proc. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36 (2003) 12 (DOI: 10.1109/MICRO.2003.1253179).

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A dynamic voltage scaling circuit design based on critical path replica and time warning techniques;IEICE Electronics Express;2024-01-25

2. A broadband ECL static frequency divider in InP DHBT using differential <i>f<sub>t</sub></i>-doubler;IEICE Electronics Express;2024-01-25

3. A Dynamic Voltage Scaling Circuit Design Based on Critical Path Replica and Time Warning Techniques;IEICE ELECTRON EXPR;2023