1. [1] M. Najem, et al.: “Extended overlay architectures for heterogeneous FPGA cluster management,” J. Syst. Archit. 78 (2017) 1 (DOI: 10.1016/j.sysarc.2017.06.001).
2. [2] A. Brant and G. G. F. Lemieux: “ZUMA: An open FPGA overlay architecture,” IEEE 20th International Symposium on FCCM (2012) INSPEC Accession Number: 12866207 (DOI: 10.1109/FCCM.2012.25).
3. [3] M. Amagasaki, et al.: “SLM: A scalable logic module architecture with less configuration memory,” IEICE Trans. Fundamentals E99-A (2016) 2500 (DOI: 10.1587/transfun.E99.A.2500).
4. [4] X. Li, et al.: “Area-efficient FPGA overlay using DSP block based time-multiplexed functional units,” 2nd International Workshop on OLAF (2016) (paper number: OLAF/2016/02).
5. [5] R. Rashid, et al.: “Comparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS,” FPT (2014) (DOI: 10.1109/FPT.2014.7082748).