1. [1] M. Seok, et al.: “A 0.27 V 30 MHz 17.7 nJ/transform 1024-pt complex FFT core with super-pipelining,” ISSCC Dig. Tech. Papers (2011) 342 (DOI: 10.1109/ISSCC.2011.5746346).
2. [2] M. Ashouei, et al.: “A voltage-scalable biomedical signal processor running ECG using 13 pJ/cycle at 1 MHz and 0.4 V,” ISSCC Dig. Tech. Papers (2011) 332 (DOI: 10.1109/ISSCC.2011.5746341).
3. [3] R. Muller, et al.: “A 0.013 mm2 5 µW DC-coupled neural signal acquisition IC with 0.5 V supply,” IEEE J. Solid-State Circuits 47 (2012) 232 (DOI: 10.1109/JSSC.2011.2163552).
4. [4] D. Han, et al.: “A 0.45 V 100-channel neural-recording IC with sub-µW/channel consumption in 0.18 µm CMOS,” ISSCC Dig. Tech. Papers (2013) 290 (DOI: 10.1109/ISSCC.2013.6487739).
5. [5] Y. Fujita, et al.: “Image processing by a 0.3 V 2 mW coarse-grained reconfigurable accelerator CMA-SOTB with a solar battery,” Proc. IEEE International Conference on Field-Programmable Technology (2014) 354 (DOI: 10.1109/FPT.2014.7082818).