1. [1] R.C. McLachlan, et al.: “A 20b clockless DAC with sub-ppm INL 7.5nV/√Hz noise and 0.05ppm/℃-stability,” IEEE J. Solid-State Circuits 48 (2013) 3028 (DOI: 10.1109/JSSC.2013.2278449).
2. [2] W. Guo, et al.: “An area- and power-efficient Iref compensation technique for voltage mode R-2R DACs,” IEEE Trans. Circuits Syst. II, Exp. Briefs 62 (2015) 656 (DOI: 10.1109/TCSII.2015.2406351).
3. [3] A.A. Noorwali, et al.: “A 16-bit 4 MSPS DAC for lock-in amplifier in 65nm CMOS,” IEEE 13th International Conference on Networking, Sensing, and Control (2016) 1 (DOI: 10.1109/ICNSC.2016.7478965).
4. [4] A. Esmaili and H. Babazadeh: “A robust calibration method for R-2R ladder-based current-steering DAC,” AEU-International Journal of Electronics and Communications 111 (2019) 152887 (DOI: 10.1016/J.AEUE.2019.152887).
5. [5] K. Hokazono, et al.: “A novel high-precision DAC utilizing tribonacci series,” IEICE Electron. Express 9 (2012) 515 (DOI: 10.1587/elex.9.515).