1. [1] N. S. Kim, D. Blaauw, and T. Mudge, “Quantitative analysis and optimization techniques for on-chip cache leakage power,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 10, pp. 1147-1156, 2005.
2. [2] C. Senthipari, K. Diwakar, C. M. R. Prabhu, and A. K. Singh, “Power deduction in digital signal processing circuit using inventive CPL subtractor circuit,” ICSE 2006, proc. 2006 Kuala Lumpur, Malaysia, pp. 820-824, Dec. 2006.
3. SRAM Circuit With Expanded Operating Margin and Reduced Stand-By Leakage Current Using Thin-BOX FD-SOI Transistors
4. Low-Power Logic Circuit and SRAM Cell Applications With Silicon on Depletion Layer CMOS (SODEL CMOS) Technology
5. [5] A. Chandrakasan, W. J. Bowbill, and F. Fox, “Design of High Performance Microprocessor Circuits,” Wiley-IEEE Press, p. 584, 2000.