Affiliation:
1. Department of Information Systems Engineering, Osaka University
2. JST, CREST
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference13 articles.
1. [1] A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, D. Banks, A. Heckert, J. Dray, and S. Vo, “A statistical test suite for the validation of random number generators and pseudorandom number generators for cryptographic applications,” NIST, pub.800-22rev1a, 2010.
2. [2] S. Srinivasan, S. Mathew, R. Ramanarayanan, F. Sheikh, M. Anders, H. Kaul, V. Erraguntla, R. Krishnamurthy, and G. Taylor, “2.4GHz 7mW all-digital PVT-variation tolerant true random number generator in 45nm CMOS,” Symposium on VLSI Circuits, pp.203-204, 2010.
3. [3] M. Bucci and R. Luzzi, “Fully digital random bit generators for cryptographic applications,” IEEE Trans. Circuits Syst. I, vol.55, no.3, pp.861-875, 2008.
4. [4] G.K. Balachandran and R.E. Barnett, “A 440-nA true random number generator for passive RFID tags,” IEEE Trans. Circuits Syst. I, vol.55, no.11, pp.3723-3732, 2008.
5. [5] B. Sunar, B. Sunar, W.J. Martin, and D.R. Stinson, “A provably secure true random number generator with built-in tolerance to active attacks,” IEEE Trans. Comput., vol.56, no.1, pp.109-119, 2007.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献