A Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC-Reference-Cited by-同舟云学术

A Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC

Published:2014 Issue:12 Volume:E97.A Page:2467-2476
ISSN:0916-8508
Container-title:IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
language:en
Short-container-title:IEICE Trans. Fundamentals

Author:

SUN Heming¹,ZHOU Dajiang¹,LIU Peilin²,GOTO Satoshi¹

Affiliation:

1. Graduate School of Information, Production and Systems, Waseda Univ.

2. Shanghai Jiao Tong Univ.

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing

Link

https://www.jstage.jst.go.jp/article/transfun/E97.A/12/E97.A_2467/_pdf

Reference20 articles.

1. [1] B. Bross, W.-J. Han, G.J. Sullivan, J.-R. Ohm, and T. Wiegand, “High Efficiency Video Coding (HEVC) text specification draft 7,” JCTVC-I1003, July 2012.

2. [2] W.J. Han, J. Min, I.K. Kim, E. Alshina, A. Alshin, T. Lee, J. Chen, V. Seregin, S. Lee, Y.M. Hong, M.S. Cheon, N. Shlyakhov, K. McCann, T. Davies, and J.H. Park, “Improved video compression efficiency through flexible unit representation and corresponding extension of coding tools,” IEEE Trans. Circuits Syst. Video Technol., vol.20, no.12, pp.1709-1720, Dec. 2010.

3. [3] K. Ugur, K. Andersson, A. Fuldseth, G. Bjontegaard, L.P. Endresen, J. Lainema, A. Hallapuro, J. Ridge, D. Rusanovskyy, C. Zhang, A. Norkin, C. Priddle, T. Rusert, J. Samuelsson, R. Sjoberg, and Z. Wu, “High performance, low complexity video coding and the emerging HEVC standard,” IEEE Trans. Circuits Syst. Video Technol., vol.20, no.12, pp.1688-1697, Dec. 2010.

4. [4] H. Qi, Q. Huang, and W. Gao, “A low-cost very large scale integration architecture for multistandard inverse transform,” IEEE Trans. Circuits Syst. II, Express Briefs, vol.57, no.7, pp.551-555, July 2010.

5. [5] G.-A. Su and C.-P. Fan, “Low-cost hardware-sharing architecture of fast 1-D inverse transforms for H.264/AVC and AVS applications,” IEEE Trans. Circuits Syst. II, Express Briefs, vol.55, no.12, pp.1249-1253, Dec. 2008.

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Area-efficient HEVC core transform using multi-sized and reusable DCT architectures;Multimedia Tools and Applications;2021-09-02

2. A low-area high-efficiency video coding inverse transform core using resource and time sharing architecture;EURASIP Journal on Advances in Signal Processing;2020-11-30

3. An efficient and unified 2D-inverse integer cosine transform (IICT) FPGA-hardware implementation for HEVC standard;Analog Integrated Circuits and Signal Processing;2019-06-05

4. High-throughput IDCT architecture for high-efficiency video coding (HEVC);International Journal of Circuit Theory and Applications;2017-06-13

5. An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design;IEEE Journal of Solid-State Circuits;2017-01