1. [1] J. Montiero, S. Devadas, and A. Gosh, “Retiming sequential circuits for low power,” Proc. ICCAD, pp.398-402, Nov. 1993.
2. [2] L. Benini and G. De Micheli, “State assignment for low power dissipation,” IEEE J. Solid-State Circuits, vol.30, no.3, pp.258-268, March 1995.
3. [3] L. Benini, G. De Micheli, E. Macii, M. Poncino, and R. Scarsi, “Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers,” ACM Trans. Design Automation Electronic Systems, vol.4, no.4, pp.351-375, Oct. 1999.
4. [4] Q. Wu, M. Pedram, and X. Wu, “Clock-gating and its application to low power design of sequential circuits,” IEEE Proc. CICC, pp.479-482, May 1997.
5. [5] R. Bhutada and Y. Manoli, “Complex clock gating with integrated clock gating logic cell,” DTIS. 2007, pp.164-169, Sept. 2007.