Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference13 articles.
1. [1] J. Cortadella, A. Kondratyev, L. Lavagno, and C.P. Sotiriou, “Desynchronization: Synthesis of asynchronous circuits from synchronous specifications,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. vol.25, nol.10, pp.1904-1921, 2006. 10.1109/tcad.2005.860958
2. [2] N. Andrikos, L. Lavagno, D. Pandini, and C.P. Sotiriou, “A fully-automated desynchronization flow for synchronous circuits,” Proc. DAC, pp.982-985, 2007. 10.1109/dac.2007.375308
3. [3] A. Branover, R. Kol, and R. Ginosar, “Asynchronous design by conversion: Converting synchronous circuits into asynchronous ones,” Proc. DATE, pp.870-875, 2004. 10.1109/date.2004.1268996
4. [4] J. Oberg, J. Plosila, and P. Ellervee, “Automatic synthesis of asynchronous circuits from synchronous RTL description,” Proc. NORCHIP, pp.200-205, 2005. 10.1109/norchp.2005.1597024
5. [5] R. Zhou, K.-S. Chong, B.-H. Gwee, and J.S. Chang, “Quasi-delay-insensitive compiler: Automatic synthesis of asynchronous circuits from verilog specifications,” Proc. NWSCAS, pp.1-4, 2011. 10.1109/mwscas.2011.6026577
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献