Affiliation:
1. Department of ECE, NIT Manipur, India
Abstract
This paper presents design and implementation of 3rd
order low pass digital FIR filter using pipelining retiming
technique. Aim of this paper is to apply pipelining retiming
technique on low pass digital FIR filter and compare with the
existing second order retimed FIR filter and third order
broadcast, non-broadcast low pass FIR filter. MATLAB FDA tool
is used to calculate digital FIR filter coefficients. Hamming and
Kaiser window methods are used to find out the coefficients of the
FIR filter. Broadcast and non broadcast third order low pass FIR
filter architectures are used for pipelining retiming .Cutset and
feed forward pipelining retiming techniques are used to retime the
third order low pass digital FIR filter. We design our algorithm in
VHDL and implemented on Xilinx Vivado xc7a35tcpg261-1. Area
(LUT), speed and power are calculated using Xilinx Vivado
2015.2 tool. Synthesis and simulation results are discussed in this
paper. Speed and area (LUT) of proposed third order low pass FIR
filter is improved in comparison with existing designs.
Publisher
Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP
Subject
Computer Science Applications,General Engineering,Environmental Engineering
Reference13 articles.
1. R.Dhivya and Dr.P.Brindha ," Design and implementation of FIR filter using retiming technique", International Journal of advance research , ideas and innovations in technology , Volume3, Issue3 , 2017.
2. Aksha Joy and C.S.Vinitha ,"Folding and register minimization transformation on DSP filter", 5th IEEE Uttar Pradesh Section Conference on Electrical and Computer Engineering (UPCON),2018.
3. Karni Ram and M.Kumar ,"Implementation of Word Level Parallel Processing Unfolding Algorithm using VHDL", IJEAT,Vol .8,No.4, 2019.
4. Jacinta Potsangbam and M.Kumar, "Design and Implementation of Combined Pipelining and Parallel Processing Architecture for FIR and IIR filter Using VHDL", International Journal of VLSI Design and Communication Systems,Vol.10,No.4,2019.
5. L Kholu Phimu and M.Kumar, "VLSI Implementation of Area Efficient 2-Parallel FIR Digital Filter", International Journal of VLSI Design and Communication Systems,Vol.7,No.5/6,2016.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Low Power and High Throughput 12-Tap FIR Filter Using Unfolding Algorithm;2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS);2024-06-28
2. FPGA implantations of TRNG architecture using ADPLL based on FIR filter as a loop filter;SN Applied Sciences;2022-03-07