Abstract
In this research article, an improved area efficient 16-Quadrature Amplitude Modulation (QAM) transceiver design is introduced using Vedic multiplier. The 16-QAM design is transmitted using Pseudo Random Binary Sequence (PRBS) and modulated by changeable clock frequencies. The Vedic multiplier uses Urdhva Tiryakbhyam (Vertical and Crosswise) method of multiplication to reduce the undesirable steps and generates parallel partial products. Compressor adders are used in the Vedic multipliers, which helps to increase the speed of multiplication process and reduces the carry delay. Four Compressor adders namely 5-3, 10-4, 15-4 and 20-5 are used in a 16-bit Urdhva Tiryakbhyam Vedic multiplier to add its partial products. The proposed 16-QAM design is implemented using Spartan-3 XC3S200-5 pq208 Field Programmable Gate Array (FPGA) device which occupies 672 slices, 1102 4-input Look up Tables (LUTs) and 39 mW of power consumption. The Vedic multiplier based 16-QAM transceiver design reduces 17.2% slices and 4.5% 4-input LUTs. The 16-QAM is a preferred digital modulation method in the Orthogonal Frequency Division Multiplexing (OFDM) system, which reduces bit errors and noise effects during data transmission. The OFDM transceiver design is used in the high-speed wireless communication by excellence of its Multi-carrier modulation method.
Publisher
Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP
Subject
Management of Technology and Innovation,General Engineering
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. An area efficient vedic multiplier for FFT processor implementation using 4-2 compressor adder;International Journal of Electronics;2023-11-06
2. Performance Evaluation of Adder Architectures for Vedic Multiplier Implementation;2023 4th IEEE Global Conference for Advancement in Technology (GCAT);2023-10-06
3. Biologically Inspired SNN for Robot Control;Advances in Systems Analysis, Software Engineering, and High Performance Computing;2023-06-16
4. Attacks by Hardware Trojans on Neural Networks;Advances in Systems Analysis, Software Engineering, and High Performance Computing;2023-06-16
5. ML-Based Finger-Vein Biometric Authentication and Hardware Implementation Strategies;Advances in Systems Analysis, Software Engineering, and High Performance Computing;2023-06-16