1. Vhdl code of Vedic multiplier with minimum delay architecture;Rizvi,2016
2. A power-efficient pipeline-based clock gating FIFO for a dual-ported memory array;Dhanasekar;Songklanakarin Journal of Science & Technology 45,2023
3. Design of Power and Area Efficient Carry Skip Adder and FIR filter Implementation;chenguttuvan,2022
4. Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda,2009
5. A Digital Multiplier Architecture using UrdhvaTiryakbhyam Sutra of Vedic Mathematics;Dhillon;Department of Electronics and Communication Engineering, Indian Institute of Technology