1. An Information Theoretic Approach to Digital Fault Testing
2. Al-Rabady A and Perkowski M. Shannon and Davio sets of new lattice structures for logic synthesis in three-dimensional space. InProc. 5th Int. Workshop on Applications of the Reed-Muller Expansion in Circuit Design, Mississippi State University, pp.165-184, 2001.
3. Binary Decision Diagrams
4. Alexander MJ, Cohoon JP, Colflesh JL, Karro J, Peters EL, and Robins G. Placment and roting for three-dimensional FPGAs. InProc. 4th Canadian Workshop on Field-Programmable Devices, pp.11-18, 1996.