1. 1. Woo-Yung Jung, Choi-dong Kim, Jae-Doo Eom, Sung-Yoon Cho, Sung-Min Jeon, Jong-Hoon Kim, Jae-In Moon, Byung Seok Lee and Sung-Ki Park, “Patterning with spacer for extending the resolution limit of current lithography tool,” Proc. SPIE, 6156, (2006) 61561J.
2. 2. Kenichi Oyama, Eiichi Nishimura, Masato Kushibiki, Kazuhide Hosobe, Shigeru Nakajima, Hiroki Murakami, Akira Hara, Shohei Yamauchi, Sakurako Natori, Kazuo Yabe, Tomohito Yamaji, Ryota Nakatsui and Hidetami Yaegashi, “The Challenge of Extending the Spacer DP Process towards 22-nm Nodes," Proc. SPIE, 7639 (2010) .763907.
3. 3. Kenichi Oyama et al., “Extended scalability with self-aligned multiple patterning”, MNC2013 (2013).
4. 4. Michael C. Smayling, Hua-Yu Liu and Lynn Cai, “Low k1 logic design using gridded design rules” Proc. SPIE, 6925 (2008) 69250B.
5. 5. Kazuyuki Narishige, Takayuki Katsunuma, Masanobu Honda and Koichi Yatsuda, “EUV resist curing technique for LWR reduction and etch selectivity enhancement” Proc. SPIE, 8328(2012) 83280N.