1. 1. International Technology Roadmap for Semiconductors: 2007 Litho ITRS Update, Lithography iTWG (2007)
2. 2. Takuya Kono, Tatsuhiko Higashiki, Shinichi Ito, Soich Inoue, Tsukasa Azuma, Koji Hashimoto, Kazutaka Ishigo, Kazuya Sato, Masayuki Hatano, Hidefumi Mukai, Shoji Mimotogi, Kenji Kawano, Yuuki Ishii, Tomoharu Fujiwara, Shinji Wakamoto, Shoichi Owa, 4th International Symposium on Immersion Lithography, (2007) PR-01
3. 3. Martin Drapeau, Vincent Wiaux, Eric Hendrickx, Staf Verhaegen, and Takahiro Machida, Proc. SPIE, 6521, (2007) 652109
4. 4. M. Maenhoudt, J. Versluijs, H. Struyf, J. Van Olmen, and M. Van Hove, Proc. SPIE, 5754, (2005) 1508
5. Evaluation of a Negative 193nm DUV Resist for the 45nm Node: Lithography, Degradation Kinetics during Etch and Implant.