1. International Technology Technology Roadmap of Semiconductor, 2015. https://www.semiconductors.org/clientuploads/Research_Technology/ITRS/2015/0_2015%20ITRS%202.0%20Executive%20Report%20(1).pdf.
2. Lee Jin-Yuan Hsin-Chu , “Manufacture Device of Four Transistor Sram Cell Layout and Device”, U.S. Pat. 5,751,044, May, 12, 1998.
3. Eitan Boaz Ranana Israel Shubat Alexander Fremont Calif. , “MOS SRAM Cell with open Base Bipolar Loads”, U.S. Pat. 5,453,636, Sep, 26, 1995.
4. Lee Chun-Yi Huang Huai-Ying Chii-Ming M. , Wu, “SRAM CELL with Improved Layout Designs”, US Pat. 7,279,755 B2, Oct, 9, 2007.
5. Ground plane fin-shaped field effect transistor (GP-FinFET): A FinFET for low leakage power circuits