1. System-level performance evaluation of three-dimensional integrated circuits
2. Silicon Multilayer Stacking Based on Copper Wafer Bonding
3. C.S. Tan, K.N. Chen, A. Fan, and R. Reif , in
Proceedings of IEEE International SOI Conference
, 2005.
4. R. Reif, A. Fan, K.N. Chen, and S. Das , in
IEEE International Symposium Quality Electronic Design
, p. 33 (2002).
5. S. van der Groen, M. Rosmeulen, P. Jansen, K. Baert, and L. Deferm , in
International Conference on Solid-State Sens. Actuators
, 1997, p. 629.