Advanced Electronic Substrates for the Nanotechnology Era

Abstract

For the last few decades the performance of silicon integrated circuits has steadily progressed, as anticipated by Moore’s Law, primarily through scaling of all critical device dimensions. This classical scaling is either no longer possible (for example Si02 thickness has reached its limit) or does not allow achieving the targeted device performance increase per technology node.