Author:
Ernst Thomas P.,Andrieu Francois,Weber O,Hartmann Jean-Michel,Dupre C,Faynot O,Barbe J-C,Eymery Joel,Barraud S,Ducroquet Frédérique,Ghibaudo G,Deleonibus Simon
Abstract
We have studied the integration process and the electrical properties of TiN/metal gate transistors with high k dielectrics for various strained substrates: Strained SOI, Strained SiGeOI, and Strained Ge. Substrate approaches enable (i)higher strain levels (additive with process induced strain), (ii)the co-integration of opposite strained layers for nMOS and PMOS, (iii)VT engineering for metal gates. Those features make the substrate approach a very promising solution for ultimate CMOS integration.
Publisher
The Electrochemical Society
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献