1. 1) N. Hashimoto, S. Tanaka, S. Ogaya and H. Ito, “Development of Resin Stress Buffer Layer Type Wafer Level Chip Size Package with High Reliability for Board Level Test”, JIEP, Vol.11, No.1, pp.84-92 (2008).
2. 2) S. Nakamura, Y. Miyano, S. Sugimori and A. Kaneda, “Thermoviscoelastic Analysis of Residual Stress by Cooling in a Thermosetting Resin/Metal Laminated Beam”, Transactions of the Japan Society of Mechanical Engineers, Series A, Vol.53, No.493, pp.1813-1818 (1987).
3. 3) S. Nakamura, A. Hasebe, K. Serizawa, T. Kousaka and R. Haruda, “Warp Deformation and Residual Stress for Two-Layer Laminated Beam Composed of Metal and Resin”, Japanese Journal of Polymer Science and Technology, Vol.51, No.12, pp.806-812 (1994).
4. 4) S. Nakamura, M. Goto, Y. Kushizaki and M. Kido, “Thermo-Viscoelastic Analysis of Thermal Residual Stress and Deformation Influenced by Loaded Temperature for Constitutive Materials in Electronic Devices”, Journal of Japan Institute of Electronics Packaging, Vol.5, No.7, pp.660-665 (2002).
5. 5) S. Nakamura, Y. Kushizaki, G. Murakami and M. Kido, “Thermo-Viscoelastic Numerical Analysis of Residual Stress Influenced by Material Properties in Semiconductor Devices”, Journal of Japan Institute of Electronics Packaging, Vol.5, No.4, pp.379-384 (2002).