Author:
Wang Peng-jun,Xu Jian,Ying Shi-yan
Publisher
Zhejiang University Press
Reference14 articles.
1. Arsalan, M., Shams, M., 2005. Charge-recovery Power Clock Generators for Adiabatic Logic Circuits. Proc. 18th Int. Conf. on VLSI Design held jointly with 4th Int. Conf. on Embedded Systems Design, p.171–174. [doi:10.1109/ICVD.2005.64]
2. Blotti, A., Saletti, R., 2004. Ultralow-power adiabatic circuit semi-custom design. IEEE Tran. VLSI Syst., 12(11):1248–1253. [doi:10.1109/TVLSI.2004.836320]
3. Choi, Y., Swartzlander, E.E.Jr., 2005. Parallel Prefix Adder Design with Matrix Representation. Proc. 17th IEEE Symp. on Computer Arithmetic, Cape Cod, p.90–98. [doi:10.1109/ARITH.2005.35]
4. Fang, Z.X., Wang, P.J., Liu, Y., 2003. Universal circuits theory for binary, multiple-value and adiabatic circuits. Acta Electron. Sin., 31(2):303–305.
5. Li, S., Zhou, F., Chen, C.H., Chen, H., Wu, Y.P., 2007. Quasi-static Energy Recovery Logic with Single Power-Clock Supply. IEEE Int. Symp. on Circuits and Systems, New Orleans, LA, p.2124–2127. [doi:10.1109/ISCAS.2007.378592]
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献