Author:
Kaxiras Stefanos,Martonosi Margaret
Publisher
Morgan & Claypool Publishers LLC
Subject
Hardware and Architecture
Reference241 articles.
1. A. Agarwal, and S. D. Pudar , "Column-associative caches: a technique for reducing the miss rate of direct mapped caches ," inProc. 20th Int. Symp. on Computer Architecture (ISCA-20), pp.179 -190 , IEEE,1993 .
2. A. Agarwal, J. Hennesy, and M. Horowitz , "Cache performance of operating systems and multiprogramming ," inACM Transactions on Computer Systems, pp.393 -431 ,Nov.1988 . doi:10.1145/48012.48037
3. H. Akkary, R. Rajwar, and S. T. Srinivasan , "Checkpoint processing and recovery: Towards scalable large instruction window processors ," inProc. 36th Annual IEEE/ACM Int. Symp. on Microarchitecture (MICRO-36),2003 .
4. A. Alameldeen, and D. Wood , "Adaptive cache compression for high-performance processors ," inProc. 31st Int. Symp. on Computer Architecture (ISCA-31),2004 .
Cited by
53 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献