Author:
Kim Ryan Ryoung-Han,Sherazi Syed Muhammad Yasser,Debacker Peter,Raghavan Praveen,Ryckaert Julien,Malik Arindam,Verkest Diederik,Lee Jae Uk,Gillijns Werner,Tan Ling Ee,Blanco Victor,Ronse Kurt,McIntyre Greg
Reference9 articles.
1. Design and pitch scaling for affordable node transition and EUV insertion scenario;Kim,2017
2. Extreme Scaling enabled by 5 Tracks Cells : Holistic design-device co-optimization for FinFETs and Lateral Nanowires;Bardon,2017
3. Enablement of 5-tracks standard cells through EUV compatible N5 ruleset;Mattii,2018
4. More Moore: From device scaling to 3D integration and system-technology co-optimization
5. Solving the BEOL compatibility challenge of top-pinned magnetic tunnel junction stacks
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献